发明名称 |
Method of designing integrated circuit using hierarchical design technique |
摘要 |
A method of designing a layout of an integrated circuit is composed of providing a macro in which a macro circuit is to be accommodated in a top level hierarchical cell; and determining a layout of an interconnecting path provided on the top level hierarchical cell. The interconnecting path is used for transmitting a signal from a first position located outside the macro to a second position located outside the macro such that the interconnecting path passes through the macro. The interconnecting path includes first and second buffers placed substantially on a boundary of the macro, a first interconnection connecting the first position to an input of the first buffer, and a second interconnection connecting an output of the second buffer to the second position. An output of the first buffer is electrically connected to an input of the second buffer.
|
申请公布号 |
US6718531(B2) |
申请公布日期 |
2004.04.06 |
申请号 |
US20020136414 |
申请日期 |
2002.05.01 |
申请人 |
NEC ELECTRONICS CORPORATION |
发明人 |
KATAYOSE YUUJI |
分类号 |
G06F17/50;H01L21/82;(IPC1-7):G06F17/50 |
主分类号 |
G06F17/50 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|