发明名称 Snoop phase in a highly pipelined bus architecture
摘要 A bus agent that may be used in an enhanced highly pipelined bus architecture. In one embodiment, the bus agent includes a set of snoop status interfaces, an address strobe signal interface, and a bus clock interface for a bus clock signal. The bus agent of this embodiment also includes bus controller logic capable of sensing or asserting one or more of a set of snoop status signals for transaction N on the snoop status interfaces during a snoop phase to start in a bus cycle upon the later of three or more bus clock cycles of the bus clock signal after a beginning of a bus cycle of an the assertion of an address strobe signal for transaction N or two or more bus clock cycles of the bus clock signal after a beginning of a bus cycle in which a most recent snoop phase begins.
申请公布号 US6880031(B2) 申请公布日期 2005.04.12
申请号 US20010783784 申请日期 2001.02.14
申请人 INTEL CORPORATION 发明人 SINGH GURBIR;GREINER ROBERT J.;PAWLOWSKI STEPHEN S.;HILL DAVID L.;PARKER DONALD D.
分类号 G06F13/36;G06F13/42;(IPC1-7):G06F13/14;G06F12/00 主分类号 G06F13/36
代理机构 代理人
主权项
地址
您可能感兴趣的专利