发明名称 CDV REDUCTION DEVICE
摘要 PROBLEM TO BE SOLVED: To provide the CDV reduction device which detects a fault immediately on the occurrence of the fault in a cell delay variation CDV reduction algorithm arithmetic circuit so as to recover early from the fault state. SOLUTION: Algorithm monitor sections 32a, 32b allow the CDV reduction algorithm arithmetic execution sections 31a, 31b to conduct usual arithmetic operation on the arrival of a cell being not periodic, and on the arrival of a periodic cell, confirm the operation of each CDV reduction algorithm arithmetic execution section based on self-monitor parameters in a parameter memory 33, and issue an alarm if the arithmetic result, which is not matched with an expected value, is obtained. An arithmetic result comparison section 34 compares results of each CDV reduction algorithm arithmetic operation. Based on a fault discrimination by a discrimination section 35 and the alarm generating state and the arithmetic operation comparison result, active/standby system of each CDV reduction algorithm arithmetic execution section is switched over.
申请公布号 JPH11205323(A) 申请公布日期 1999.07.30
申请号 JP19980003416 申请日期 1998.01.09
申请人 NEC ENG LTD;NEC CORP 发明人 MATSUYAMA TAMAMI;KOSAKAI RIE
分类号 H04L7/00;H04L7/08;H04L12/28;H04Q3/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利