The logic cell arrangement has a number of logic cells and a segmented bus system for logic cell communications with different segment lines with shorter and longer segments for connecting two points in order to keep the number of different bus units traversed small for distant communications start and end points. Independent claims are also included for the following: a processor with a logic unit array, a method of operating a processor and a method of reconfiguring a cell array.