摘要 |
A semiconductor integrated circuit receiving a plurality of input signals each exhibiting a signal-level change during a predetermined time span includes a timing-detection circuit which detects timing of said signal-level change of said input signals, and detects which input signal is furthest behind in terms of a signal-level-change timing among said plurality of input signals within said predetermined time span. The semiconductor integrated circuit further includes first delay-adjustment circuits which delay said plurality of input signals, respectively, in response to an output signal from the timing-detection circuit to generate delayed input signals such that signal-level-change timings of said delayed input signals are aligned to said signal-level-change timing of said furthest behind input signal, and latch circuits each latching a respective one of said delayed input signals at the same timing. |