| 摘要 |
Methods and apparatus that determine, at a device (e.g., a DRAM device), a phase difference between two externally supplied timing signals such as a clock signal (CLK) and a data strobe signal (DQS) are provided. Adjustments may be made to timing of one of the signals itself or other internal memory signals that are, perhaps, utilized in circuits controlled by the DQS signal.
|
