发明名称 |
Layout of a flash memory having symmetric select transistors |
摘要 |
A layout of flash memory having symmetric select transistors includes a memory cell array and a polysilicon gate. The polysilicon gate forms a plurality of select transistors in coordination with a plurality of pairs of sources/drains, so as to connect to the memory cell array. The polysilicon is perpendicularly extended toward a direction of the memory cell array, thereby overcoming a drawback as select transistors being unsymmetrical in a prior flash memory structure.
|
申请公布号 |
US2005040457(A1) |
申请公布日期 |
2005.02.24 |
申请号 |
US20030643876 |
申请日期 |
2003.08.20 |
申请人 |
HUANG JEN-REN;CHOU MING-HUNG |
发明人 |
HUANG JEN-REN;CHOU MING-HUNG |
分类号 |
H01L21/8247;H01L27/115;H01L29/788;(IPC1-7):H01L29/788 |
主分类号 |
H01L21/8247 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|