HIGH SPEED CYCLICAL REDUNDANCY CHECK SYSTEM USING A PROGRAMMABLE ARCHITECTURE

摘要

A high speed cyclical redundancy check system for use in digital systems. The high speed cyclical redundancy check system providing programmable error correction functions for different data protocols. The high speed cyclical redundancy check system providing programmable data paths for minimizing overhead and maximizing throughput. The system supporting multiple operations in a single cycle.