发明名称 |
Method and apparatus for avoiding deadlock. |
摘要 |
<p>A method and an apparatus to avoid a deadlock in a computer system with several busses connected by a bus adapter. If units of different busses of the computer system simultaneously start operations for which more than one bus is needed, it may come to a deadlock. By introducing a BUS SUSPEND signal to one of the busses and adapting the bus-protocol to honor this signal at distinct time slots, deadlock situations are avoided. <IMAGE></p> |
申请公布号 |
EP0473803(A1) |
申请公布日期 |
1992.03.11 |
申请号 |
EP19900116849 |
申请日期 |
1990.09.03 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
HILGENDORF, ROLF B., DIPL.-ING.;SCHLIPF, THOMAS M., DIPL.-ING. |
分类号 |
G06F13/36;G06F13/362 |
主分类号 |
G06F13/36 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|