Computer system for the modular reduction of input numbers using estimation processing of stored values for cryptography

摘要

The arithmetic processor used to reduce the input number [181] for a module [182] uses segments of [N] of different values in a register block [183]. The processor has an estimator providing a division operation [184] with the estimated value being fed to a stage [186] that calculates the reduced result.