发明名称 |
Automatic equalization system |
摘要 |
<p>A phase lock control circuit comprising: an analog-to-digital converter for periodically sampling an analog signal representative of digital information in response to a sampling clock signal, and for converting every sample of the analog signal into a corresponding digital sample to convert the analog signal into a corresponding digital signal; first means for detecting a phase error between the sampling clock signal and the analog signal in response to a maximum likelihood related to the analog signal and also in response to a correlation between samples of the digital signal generated by the analog-to-digital converter; and second means for controlling a frequency of the sampling clock signal in response to the phase error detected by the first means. <IMAGE></p> |
申请公布号 |
EP1460761(A1) |
申请公布日期 |
2004.09.22 |
申请号 |
EP20040014031 |
申请日期 |
1998.05.25 |
申请人 |
VICTOR COMPANY OF JAPAN, LIMITED |
发明人 |
TONAMI, JUNICHIRO;KIYOFUJI, TAKASHI |
分类号 |
H04N7/173;G06F11/10;G11B20/10;G11B20/14;G11B20/18;G11B20/22;H03L7/091;H03M13/03;H03M13/13;H03M13/23;H03M13/29;H04B1/707;H04B7/005;H04B7/24;H04B7/26;H04B14/00;H04H60/72;H04J13/00;H04J13/16;H04L1/00;H04L25/03;H04L25/497;H04M1/247;H04N7/26;H04N7/52;H04W4/06;H04W4/12;H04W4/14;H04W8/02;H04W8/16;H04W8/20;H04W8/26;H04W24/00;H04W40/22;H04W72/04;H04W76/02;H04W80/06;H04W84/12;H04W88/02;(IPC1-7):H03L7/091 |
主分类号 |
H04N7/173 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|