发明名称 AUTOMATIC PATTERN GENERATION METHOD FOR FUNCTIONAL RTL CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a method which can automatically generate a high quality test pattern for a RTL digital circuit quickly. SOLUTION: Producing an assignment decision diagram that represents the RTL digital circuit generates the test pattern. Nonary symbolic algebra is used to determine a target for each part identified within the assignment decision diagram. The target is justified and propagated by traversing the assignment decision diagram for which a test environment is found. When the test environment is not found in advance, a heuristic method is used. By using the test environment that is found out, a predetermined test vector is propagated to acquire a system level test set. The respective test sets for each part are combined to obtain a complete test set for the RTL digital circuit.
申请公布号 JP2002049655(A) 申请公布日期 2002.02.15
申请号 JP20010168611 申请日期 2001.06.04
申请人 FUJITSU LTD 发明人 GHOSH INDRADEEP
分类号 G01R31/3183;G06F11/22;G06F11/25;G06F17/50 主分类号 G01R31/3183
代理机构 代理人
主权项
地址