OPTIMIZED INSTRUCTION STORAGE AND DISTRIBUTION FOR PARALLEL PROCESSORS ARCHITECTURES

摘要

A method of improving the utilization of program memory in a multi parallel processor architecture which utilizes an instruction register file (IRF). The IRF is partitioned into two pages and grouping bits are added to the program instructions to designate the fetch cycle to which the instruction belongs. Routing bits are also used to properly route the instructions to the designated processor. The relative position of the routing instruction within the set of instructions is also used to provide routing information.