发明名称 CHECKING SYSTEM FOR INFORMATION PROCESSOR
摘要 PURPOSE:To avoid the transformation of data despite a malfunction of an optional processor by executing every fixed time a program which checks the normalness of the processor. CONSTITUTION:Processors CPU 14 and 15 are connected to a main memory MMU10, and the MMU10 stores the test execution tasks 11 and 12 for test of CPU 14 and 15 and an operating system OS13 which controls both tasks 11 and 12. The OS13 produces the chances to test the first CPU 14 for each fixed time and executes the task 11 independently. Then the CS13 repeats the control by the frequency equivalent to the number of units of CPU 14 and 15 for control to execute the task 12 for test of the next CPU 15. Whe tasks 11 and 12 select errors, an execution stop request is given immediately to the OS13. Thus the OS13 executes immediately the emergency stop processing to save the information necessary for the next rise only and then stops the execution of the OS13 itself.
申请公布号 JPS61240334(A) 申请公布日期 1986.10.25
申请号 JP19850081420 申请日期 1985.04.18
申请人 NEC CORP 发明人 AOYAMA TAKAYOSHI
分类号 G06F11/22 主分类号 G06F11/22
代理机构 代理人
主权项
地址