发明名称 |
Sense amplifier design |
摘要 |
The present invention concerns a method and apparatus that generally prevents a glitch from occurring in an output of a sense amplifier during a transition from a strong zero to a weak zero. The present invention detects the voltage difference between a virtual ground node and a read product term line and turns off a pull down of a first stage of the sense amplifier. The low on the read product term line generally causes a node between the first and second stage of the sense amplifier to swing high for both a strong or weak zero condition. A diode clamp generally limits the current drawn under the strong or weak zero condition by clamping the output of the first stage from going too high. When a transition from a strong zero to a weak zero occurs, the output of the first stage essentially remains high since the gate to source drive on the pulldown remains considerably weak.
|
申请公布号 |
US5737274(A) |
申请公布日期 |
1998.04.07 |
申请号 |
US19960746320 |
申请日期 |
1996.11.12 |
申请人 |
CYPRESS SEMICONDUCTOR CORPORATION |
发明人 |
HUNT, JEFFERY SCOTT;SARIPELLA, SATISH C. |
分类号 |
G11C7/06;(IPC1-7):G11C7/00 |
主分类号 |
G11C7/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|