发明名称 |
Digital phase-locked loop utilizing a high order sigma-delta modulator |
摘要 |
A method and apparatus for phase locking to an input signal and outputting a sigma-delta modulated control signal. The method and apparatus of the present invention provide a sigma-delta modulated control signal which can be utilized by any one of a decimator for decimating a digital data at a first data to a digital data at a second data rate and an interpolator for interpolating a digital data at a first data rate to a digital data at a second data rate. The decimator and the interpolater can be utilized in any one of an analog-to-digital converter, a digital-to analog converter and a digital-to digital converter. In one embodiment, a period of the input signal is determined and fed to a phase-locked loop which includes a sigma-delta modulator for providing the sigma-delta modulated control signal. The phase-locked loop also includes a phase detector for determining a phase and a frequency-difference between the input signal and a conversion signal generated by the phase-locked loop. The method and apparatus thus locks to the phase and the frequency of the input signal and provide a phase-locked sigma-delta-modulated control signal.
|
申请公布号 |
US5552785(A) |
申请公布日期 |
1996.09.03 |
申请号 |
US19950482938 |
申请日期 |
1995.06.07 |
申请人 |
ANALOG DEVICES, INC. |
发明人 |
WILSON, JAMES;CELLINI, RONALD A. |
分类号 |
H03H17/06;H03L7/08;H03L7/093;H03L7/099;H03M1/12;H03M3/02;H03M7/36;(IPC1-7):H03M3/00 |
主分类号 |
H03H17/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|