发明名称 Class D amplifier with current limit circuit and load impedance sensing circuit
摘要 <p>The OCL 200 receives two logic signals: the first, OC upper FET, is high when an over current condition exists in the upper FET 22; the second, OC lower FET, is high when an over current condition exists in the lower FET 24. When the over current condition is in FET 22, PMOS 212 turns on and injects current into the summing junction of the integrator 10 through Rcl. The net effect is turn off the upper FET 22 and turn on the lower FET 24. This reduces the current in FET 22. As far as amplifier 100 is concerned, the net effect is gain compression. Since upper FET 22 is on less and the lower FET 24 is on more, the gain of the audio signal is reduced. When the overcurrent condition is in FET 24, NMOS 213 turns on and pulls current out of the summing junction, turns the lower FET 24 off, and turns the upper FET 22 on. The net effect is to reduce the current in the lower FET. At audio frequencies, the gain is reduced. &lt;IMAGE&gt;</p>
申请公布号 EP1003280(A2) 申请公布日期 2000.05.24
申请号 EP19990402849 申请日期 1999.11.17
申请人 INTERSIL CORPORATION 发明人 PULLEN, STUART;WITLINGER, HAROLD
分类号 H03F1/52;H03F3/217;(IPC1-7):H03F3/217 主分类号 H03F1/52
代理机构 代理人
主权项
地址