摘要 |
A variable rate decimator is described, intended to reduce a digital signal sample rate while maintaining a level of digital signal integrity at a relatively low cost. It is also a goal of the variable rate decimator described herein to provide a scalable decimator architecture while maintaining relatively low complexity of use.
|