发明名称 INPUT AND OUTPUT PROCESSING SYSTEM
摘要 PURPOSE:To inform the error of an input and output device detected by a central processing unit to a channel processor with less overhead by erecting a prescribed flag in a corresponding sub-channel when an unit having no func tion for resetting the input and output device directly detects the error with respect to the input and output device and performing the resetting and an the error processing of a channel processor. CONSTITUTION:When the lock byte 13 of the sub-channel 12 is not cleared but remains, the central processing unit 1 enforcedly clears the lock byte 13 and changes the contents, thereafter, sets a bit indicating that the abnormality is detected on the sub-channel 12 and enqueues to a queue similarly to the case when an ordinary input and output request is generated in this sub-channel. The channel processor 3 dequeues this queue to start the processing, and when an error condition is recognized, the input and output device 7 corresponding to the sub-channel 12 is selectively reset.
申请公布号 JPS62256150(A) 申请公布日期 1987.11.07
申请号 JP19860100333 申请日期 1986.04.30
申请人 FUJITSU LTD 发明人 OJIRO YOSHIFUMI
分类号 G06F13/00;G06F13/10;G06F13/12 主分类号 G06F13/00
代理机构 代理人
主权项
地址