Apparatuses and methods for performing logical operations using sensing circuitry

摘要

The present disclosure includes apparatuses and methods related to performing logical operations using sensing circuitry. An example apparatus comprises an array of memory cells and sensing circuitry comprising a primary latch coupled to a sense line of the array. The sensing circuitry can be configured to perform a first operation phase of a logical operation by sensing a memory cell coupled to the sense line, perform a number of intermediate operation phases of the logical operation by sensing a respective number of different memory cells coupled to the sense line, and accumulate a result of the first operation phase and the number of intermediate operation phases in a secondary latch coupled to the primary latch without performing a sense line address access.

主权项

1. An apparatus, comprising:
an array of memory cells; sensing circuitry comprising:
a first latch coupled to a sense line of the array; anda second latch coupled to the first latch; and a controller configured to control accumulating, in the second latch, a result of a first operation phase of a logical operation and a number of intermediate operation phases of the logical operation; wherein the first operation phase comprises sensing a memory cell coupled to the sense line; wherein the number of intermediate operation phases comprise sensing a respective number of different memory cells coupled to the sense line; and wherein an accumulated result in the second latch is a result of the logical operation.