发明名称 Available register control for register renaming
摘要 A data processing apparatus comprises: Register rename circuitry for mapping architectural register specifiers specified by instructions to physical registers to be accessed; available register control circuitry controls which physical registers are available for mapping to an architectural register specifier by the register rename circuitry; where for at least one group of two or more physical registers the register availability is based on a group tracking indication 70 indicating at least one pending access to any physical register in the group. Register control circuitry may prevent an unavailable physical register becoming available when the group tracking indication indicates there is a pending access to a physical register in the group. The group tracking indication may comprise a group counter, counting a number of pending accesses to physical registers in the group. The physical register availability may be dependent on the group tracking indication and one or more of: An indication of: whether the register is currently mapped to an architectural register specifier; an uncompleted write to the register; and/or an unresolved speculative instruction specifying an architectural register specifier previously mapped to the physical register.
申请公布号 GB2538237(A) 申请公布日期 2016.11.16
申请号 GB20150007962 申请日期 2015.05.11
申请人 ARM Limited 发明人 Luca Scalabrino;Frederic Jean Denis Arsanto;Cedric Denis Robert Airaud;Thomas Tarridec
分类号 G06F9/38 主分类号 G06F9/38
代理机构 代理人
主权项
地址