发明名称 |
Wafer-level stacked chip assembly and chip layer utilized for the assembly |
摘要 |
Disclosed is a wafer-level stacked chip assembly, comprising a plurality of chip layers vertically stacked together with vertically electrical interconnections between the adjacent chip layers realized by TSVs (Through Silicon Via). Each chip layer includes a switching mechanism for selectively bypassing chip coding sequence to deactivate failed IC area and its chip coding sequence, thereby the interconnection relationship among the chip layers can be re-defined and the function and chip code of the failed IC area can be deactivated. Accordingly, any known failed chip in the wafer-level stacking chip assembly can be controlled as a dummy chip to realize the wafer-level chip stacking of non-known good dices with exclusion of failed chip(s). |
申请公布号 |
US9203409(B2) |
申请公布日期 |
2015.12.01 |
申请号 |
US201414337807 |
申请日期 |
2014.07.22 |
申请人 |
|
发明人 |
Ning Shu-Liang |
分类号 |
H03K19/003;H03K19/20;H03K19/007 |
主分类号 |
H03K19/003 |
代理机构 |
Muncy, Geissler, Olds & Lowe, P.C. |
代理人 |
Muncy, Geissler, Olds & Lowe, P.C. |
主权项 |
1. A wafer-level stacked chip assembly comprising two or more vertically stacked chip layers, wherein each chip layer includes a switching mechanism for selectively bypassing chip coding sequence, a plurality of vertical download terminals, a plurality of vertical upload terminals, and an IC circuitry area, moreover the switching mechanism is built inside each corresponding chip layer and comprises:
a plurality of vertically interconnected input terminals and output terminals, whereas each transmitted path between the input terminals and the correspondingly output terminals is divided into a coding path and a non-coding bypass; a sequence generator connected to the coding paths to define the corresponding identification code of an allocated one of the chip layers; a decoder connected to a plurality of I/O gates disposed between the sequence generator and the IC circuitry area, wherein the decoder has a plurality of first input nodes to receive a corresponding identification code generated by the corresponding sequence generator; a plurality of multiplexers connected between the output terminals and the input terminals, wherein each multiplexer has a second input node connected to the sequence generator through the coding path and a third input node connected to the non-coding bypass respectively, an output node of each multiplexer is connected to the corresponding one of the output terminals; and a chip shutter disposed inside the corresponding chip layer for closing the I/O gates of the IC circuitry area with a closing priority comparing to the decoder, wherein the chip shutter is also connected to a select node of each multiplexer to switch the selection of the multiplexers between the coding paths and the non-coding bypasses. |
地址 |
|