发明名称 Dry etching method
摘要 The invention provides a method for processing vertical gate patterns while reducing the Si substrate recess dimension caused by overetching. The invention provides a dry etching method for processing a gate pattern by performing a main etching process (b) and then an overetching process on a gate pattern layer 12 of a semiconductor substrate 10, wherein the overetching process (c) is performed using a composite gas having added to an etching gas containing HBr gas a gas represented by a general formula of CxHy or at least one gas selected from CO and CO<SUB>2 </SUB>gases.
申请公布号 US2007218696(A1) 申请公布日期 2007.09.20
申请号 US20060509736 申请日期 2006.08.25
申请人 KUWABARA KENICHI;UNE SATOSHI;ICHIMARU TOMOYOSHI;SAKAGUCHI MASAMICHI;YASUI NAOKI 发明人 KUWABARA KENICHI;UNE SATOSHI;ICHIMARU TOMOYOSHI;SAKAGUCHI MASAMICHI;YASUI NAOKI
分类号 H01L21/465 主分类号 H01L21/465
代理机构 代理人
主权项
地址