发明名称 |
Integration process flow for flash devices with low gap fill aspect ratio |
摘要 |
A non-volatile memory is formed having shallow trench isolation structures between floating gates and having control gates extending between floating gates where shallow trench isolation dielectric is etched. Control of etch depth is achieved using ion implantation to create a layer of dielectric with a high etch rate compared with the underlying dielectric. A conductive layer overlies the substrate during implantation. A substrate having small polysilicon features in a memory array and large polysilicon features in a peripheral area is accurately planarized using protrusions in the peripheral area and a soft chemical mechanical polishing step that stops when protrusions are removed. |
申请公布号 |
US2007087504(A1) |
申请公布日期 |
2007.04.19 |
申请号 |
US20050254142 |
申请日期 |
2005.10.18 |
申请人 |
|
发明人 |
PHAM TUAN D.;HIGASHITANI MASAAKI |
分类号 |
H01L21/336;H01L21/76 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|