发明名称 |
Digital system and a method for error detection thereof |
摘要 |
The subject matter hereof relates to error detection. Various example embodiments for error defection are disclosed. In an example method of error detection in a Module UnderTest (MUT), a parity signal representing the parity of an MUT output is compared to a parity signal representing the parity of an errorless MUT output. In an example system, an Actual Parity Generator provides a parity signal representing the parity of on MUT output, a State Parity Generator provides a parity signal representing the parity of an errorless MUT output, and a comparator compares these two parity signals.
|
申请公布号 |
US8560932(B2) |
申请公布日期 |
2013.10.15 |
申请号 |
US20020479089 |
申请日期 |
2002.05.30 |
申请人 |
KLEIHORST RICHARD PETRUS;DENISSEN ADRIANUS JOHANNES MARIA;NIEUWLAND ANDRE KRIJN;BENSCHOP NICO FRITS;NXP B.V. |
发明人 |
KLEIHORST RICHARD PETRUS;DENISSEN ADRIANUS JOHANNES MARIA;NIEUWLAND ANDRE KRIJN;BENSCHOP NICO FRITS |
分类号 |
G06F11/00;G06F11/10;G01R31/3185;G01R31/319;G01R31/3193;G06F11/18;H03M13/00;H03M13/09;H04L1/00 |
主分类号 |
G06F11/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|