发明名称 |
Apparatus and method based on LDPC codes for adjusting a correctable raw bit error rate limit in a memory system |
摘要 |
Systems and methods for correcting errors in data read from memory cells include a memory controller, which includes an encoder, and a decoder. The memory controller is configured to adjust a correctable raw bit error rate limit to correct different bit error rates occurring in data read from the memory cells. The correctable raw bit error rate limit is adjusted by switching the decoding between hard-decision decoding and soft-decision decoding, wherein a number of soft bits allocated for message values can be changed during soft-decision decoding. The correctable raw bit error rate is adjusted by changing the code-rate within the memory system while making virtual adjustments to the same encoder and decoder. |
申请公布号 |
US9092353(B1) |
申请公布日期 |
2015.07.28 |
申请号 |
US201313752885 |
申请日期 |
2013.01.29 |
申请人 |
PMC-SIERRA US, INC. |
发明人 |
Micheloni Rino;Onufryk Peter Z.;Marelli Alessia;Norrie Christopher I. W.;Jaser Ihab |
分类号 |
G06F11/00;G06F11/10;H03M13/45;H03M13/11;H03M13/29 |
主分类号 |
G06F11/00 |
代理机构 |
Glass & Associates |
代理人 |
Glass Kenneth;Peloquin Mark;Glass & Associates |
主权项 |
1. A system for correcting errors in data read from memory cells, comprising:
a memory controller, the memory controller has an encoder, and a decoder, the memory controller is configured to adjust a correctable raw bit error rate limit in response to different bit error rates occurring in data read from the memory cells; wherein the correctable raw bit error rate limit is adjusted by switching the decoding between hard-decision decoding and soft-decision decoding, and is subsequently adjusted by changing a number of soft bits allocated for message values during soft-decision decoding or changing a code-rate of a structured code. |
地址 |
Sunnyvale CA US |