首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Map usage visualization
摘要
A system and method determines analyzes usage of an online mapping system by users, determines popularity of geographic regions and stores the processed data which is optionally in a visual data layer over the map.
申请公布号
US8738638(B1)
申请公布日期
2014.05.27
申请号
US201113081464
申请日期
2011.04.06
申请人
KOSHELEV EUGENE;BENGL JAROSLAV;GOOGLE INC.
发明人
KOSHELEV EUGENE;BENGL JAROSLAV
分类号
G06F17/40
主分类号
G06F17/40
代理机构
代理人
主权项
地址
您可能感兴趣的专利
Method for producing image pickup apparatus, and method for producing semiconductor apparatus
Semiconductor structure and manufacturing method thereof
Microelectronic package with consolidated chip structures
Display panel and display device
Integration scheme for changing crystal orientation in hybrid orientation technology (HOT) using direct silicon bonded (DSB) substrates
Complementary metal-oxide-semiconductor device comprising silicon and germanium and method for manufacturing thereof
Masks formed based on integrated circuit layout design having standard cell that includes extended active region
Semiconductor device
Semiconductor devices using air spaces to separate conductive structures and methods of manufacturing the same
Multi-layer semiconductor device structures with different channel materials
Method and system for in-situ etch and regrowth in gallium nitride based devices
Methods and systems for time-of-flight neutron interrogation for material discrimination
Method for mass analysis
Laminated ceramic electronic component and manufacturing method therefor
Device for electrical characterization of molecules using CNT-nanoparticle-molecule-nanoparticle-CNT structure
Differential signaling cable, transmission cable assembly using same, and production method for differential signaling cable
Racetrack memory cells with a vertical nanowire storage element
3D non-volatile storage with transistor decoding structure
Method for managing the operation of a memory device having a SRAM memory plane and a non volatile memory plane, and corresponding memory device
Semiconductor memory device capable of selectively enabling/disabling a first input unit and a second input unit in response to a first and second internal clock in a gear-down mode