摘要 |
The present invention discloses a method for generating a low jitter clock, including: inserting a time delay in each low-speed clock period to finely adjust a high-speed clock, and then performing frequency division operation on the adjusted high-speed clock to obtain the required low-speed clock. The present invention also discloses an apparatus for generating the low jitter clock at the same time. By using the method and the apparatus, the jitter of the low-speed clock can be decreased. The implementation method is simple and convenient and the device cost is saved. |