发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR OPERATING SAME
摘要 First data to be written which is output from a function module (2) is supplied to a built-in memory (3) and a first buffer memory (11), and second data to be written which is output from the function module (2) is supplied to the built-in memory (3) and a second buffer memory (12). The first and second FIFO memories (13, 14) select and store data items having a predetermined number of outputs from a plurality of first and second output data items which are sequentially output from the first and second buffer memories (11, 12), and do not select other data items. A comparator (15) compares the data items having the predetermined number of outputs which are selected and are output by the first and second FIFO memories (13, 14) with each other.
申请公布号 US2014032860(A1) 申请公布日期 2014.01.30
申请号 US201114110786 申请日期 2011.04.21
申请人 YAMADA HIROMICHI;KANEKAWA NOBUYASU;SAKATA TERUAKI;HAGIWARA KESAMI;ISHIGURO YUICHI;RENESAS ELECTRONICS CORPORATION 发明人 YAMADA HIROMICHI;KANEKAWA NOBUYASU;SAKATA TERUAKI;HAGIWARA KESAMI;ISHIGURO YUICHI
分类号 G06F12/02 主分类号 G06F12/02
代理机构 代理人
主权项
地址