摘要 |
A method for finding the process, voltage, temperature, parasitics, and power settings (PVTPP) corner at which an electrical circuit design has the worst-case optimum simulated output performance. The method uses a global optimization process in a series of iterations that aim to uncover the PVTPP corner at which the ECD has the worst-case output value. By using the present method, a designer does not have to simulate the ECD at each and every PVTPP corner, which can same considerable time or compute effort. Examples using Model-Building Optimization are provided. |