摘要 |
A successive approximation register analog to digital converter (SAR ADC) and a method of linearity calibration therein are provided. Each composed element Ei in a part of the composed elements includes a main constructed element Ei0 and wi sub constructed element Ei1, Ei2, . . . , Eiwi. The SAR ADC selects a part of the sub constructed elements Ei1, Ei2, . . . , Eiwi and make them non-functional when a missing decision level is caused by the composed element Ei. An overlap cancellation to the obtained missing code numbers is performed, compensation coefficients are updated according to the missing code numbers after the overlap cancellation, and a compensation to the corresponding digital value is performed according to the compensation coefficients. The present disclosure prevents the necessity of matching each composed element of the DAC in the SAR ADC.
|