摘要 |
A phase change memory device includes a memory cell array including a plurality of memory cells each arranged at a region where a word line and a bit line cross each other, and a control logic including a reset program control logic configured to control a reset program operation for the plurality of memory cells and a set program control logic configured to control a set program operation for the plurality of memory cells. |