发明名称 Interconnect structure and method for Cu/ultra low k integration
摘要 A semiconductor structure is provided that includes a lower interconnect level including a first dielectric material having at least one conductive feature embedded therein; a dielectric capping layer located on the first dielectric material and some, but not all, portions of the at least one conductive feature; and an upper interconnect level including a second dielectric material having at least one conductively filled via and an overlying conductively filled line disposed therein, wherein the conductively filled via is in contact with an exposed surface of the at least one conductive feature of the first interconnect level by an anchoring area. Moreover, the conductively filled via and conductively filled line of the inventive structure are separated from the second dielectric material by a single continuous diffusion barrier layer. As such, the second dielectric material includes no damaged regions in areas adjacent to the conductively filled line. A method of forming such an interconnect structure is also provided.
申请公布号 US8405215(B2) 申请公布日期 2013.03.26
申请号 US20100906580 申请日期 2010.10.18
申请人 YANG CHIH-CHAO;MURRAY CONAL E.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 YANG CHIH-CHAO;MURRAY CONAL E.
分类号 H01L23/52 主分类号 H01L23/52
代理机构 代理人
主权项
地址