发明名称 TRANSISTOR WITH BURIED SILICON GERMANIUM FOR IMPROVED PROXIMITY CONTROL AND OPTIMIZED RECESS SHAPE
摘要 A method of forming a semiconductor device that includes providing a substrate including a semiconductor layer on a germanium-containing silicon layer and forming a gate structure on a surface of a channel portion of the semiconductor layer. Well trenches are etched into the semiconductor layer on opposing sides of the gate structure. The etch process for forming the well trenches forms an undercut region extending under the gate structure and is selective to the germanium-containing silicon layer. Stress inducing semiconductor material is epitaxially grown to fill at least a portion of the well trench to provide at least one of a stress inducing source region and a stress inducing drain region having a planar base.
申请公布号 US2012319166(A1) 申请公布日期 2012.12.20
申请号 US201113161913 申请日期 2011.06.16
申请人 ADAM THOMAS N.;HOLT JUDSON R.;REZNICEK ALEXANDER;WALLNER THOMAS A.;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 ADAM THOMAS N.;HOLT JUDSON R.;REZNICEK ALEXANDER;WALLNER THOMAS A.
分类号 H01L29/78;H01L21/336;H01L29/04 主分类号 H01L29/78
代理机构 代理人
主权项
地址