发明名称 Method and simulator for generating phase noise in system with phase-locked loop
摘要 A method and simulator for generating phase noise in a system with a phase-locked loop (PLL) are disclosed. Each simulation block of the system with the PLL has its own predefined phase noise vector whose elements are injected consecutively at a trigger event. An element selection of the predefined noise vector of is steered from the master element block, which is usually the voltage or current-controlled oscillator. Some simulation blocks, called semi-master element blocks, are self-triggered and determines their own injection frequency rates, and are reset-steered and aligned with the master element block as a capturing data phase starts; while other simulation blocks, called slave element blocks, are directly steered with the master element block.
申请公布号 US8332200(B2) 申请公布日期 2012.12.11
申请号 US20090371828 申请日期 2009.02.16
申请人 TROEDSSON NIKLAS;UNITED MICROELECTRONICS CORP. 发明人 TROEDSSON NIKLAS
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址