首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
喜帖
摘要
1.本外观设计产品的名称:喜帖;2.本外观设计产品的用途:用于书写邀请函;3.本外观设计的设计要点:在于产品的形状与图案的结合;4.本外观设计产品为平面产品,省略其他视图;5.本外观设计产品请求保护包含色彩;6.最能表明设计要点的图片或者照片:主视图。
申请公布号
CN302165466S
申请公布日期
2012.11.07
申请号
CN201230289124.8
申请日期
2012.06.30
申请人
张卸金
发明人
张卸金
分类号
19-01
主分类号
19-01
代理机构
代理人
主权项
地址
324004 浙江省衢州市柯城区巨化滨三村24幢202室
您可能感兴趣的专利
POROUS ELECTRODE SUBSTRATE, METHOD FOR MANUFACTURING SAME, MEMBRANE ELECTRODE ASSEMBLY, POLYMER ELECTROLYTE FUEL CELL, PRECURSOR SHEET, AND FIBRILLAR FIBERS
SELF-POWERED DEVICE PROVIDED WITH SELF-DESTRUCTION MEANS
CONNECTOR FOR BATTERY AND BATTERY COMPRISING THE SAME
METHOD OF MANUFACTURING ORGANIC LIGHT EMITTING DIODE WITH LIGHT-SCATTERING LAYER
Organometallic Complex, Light-Emitting Element, Light-Emitting Device, Electronic Device, and Lighting Device
RESISTIVE RANDOM ACCESS MEMORY
Magnetic Tunnel Junction With Reduced Damage
LIGHT EMITTING ELEMENT PACKAGE AND METHOD OF MANUFACTURING THE SAME
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
SEMICONDUCTOR DEVICES INCLUDING A STRESSOR IN A RECESS AND METHODS OF FORMING THE SAME
Source/Drain Structure of Semiconductor Device
METAL-OXIDE-SEMICONDUCTOR TRANSISTOR AND METHOD OF FORMING GATE LAYOUT
VERTICAL POWER TRANSISTOR WITH THIN BOTTOM EMITTER LAYER AND DOPANTS IMPLANTED IN TRENCHES IN SHIELD AREA AND TERMINATION RINGS
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CAPABLE OF REDUCING A LEAKAGE CURRENT
SENSORS INCLUDING COMPLEMENTARY LATERAL BIPOLAR JUNCTION TRANSISTORS
MANUFACTURE METHOD OF DUAL GATE OXIDE SEMICONDUCTOR TFT SUBSTRATE AND STRUCTURE THEREOF
SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING THE SAME
Bidirectional Normally-Off Devices and Circuits
CHIP WITH LIGHT ENERGY HARVESTER
SEMICONDUCTOR CHIP WITH PATTERNED UNDERBUMP METALLIZATION AND POLYMER FILM