| 摘要 |
A substrate noise checking methodology is disclosed. A tool is provided that aggregates the noise effect of one or more of digital noise injectors on one or more receptors. The tool also provides a propagation macro-model for the noise from the digital noise injectors. With both models combined, full chip substrate noise assessment flow can be achieved. |
