| 摘要 |
The present invention provides a power efficient FHSS (Frequency Hopping Spreading Spectrum) base-band hardware architecture, and more particularly to a combinational design to reduce the system jitter of a frequency hopping communication system and bring system synchronization to higher level of performance, thereby achieving better immunity to faulty access header recognition, data corruption by sending and tracking the package header of each package more precise, therefore reduces the uncertain window of access header check. With above-mentioned features, this invention has less error packets resend over wireless link, and maintain same system functionality using MCU clocked at relative lower frequency. Hence it becomes possible to reduce the area of the silicon implementation, extend standby time when used in mobile device, and save power consumption system wide. Moreover, the present invention is applicable for use in various types of base-band hardware communication architectures or similar architectures. |
