发明名称 |
MULTIPLEXED AMPLIFIER WITH REDUCED GLITCHING |
摘要 |
<p>A first multiplexer (216-1) is coupled to a first input terminal (I??1/???2) and a second multiplexer (216-2) is coupled to a second input terminal (I??1/???2) of a folded cascode differential amplifier (210) which includes transistors (Q1 through Q4) and current sources (222-228). Switching between differential input signals (INP1/INM1) and (INP2/INM2) is controlled through a select signal SELECT provided by a controller (214). A reset mechanism includes a switch (Q5) coupled between output terminals (OUTP, OUTM) of amplifier (210) and controlled by a pulse generator (XOR gate 218 and delay circuit 220). On a rising or falling edge of the select signal SELECT, a pulse is provided to activate the switch (Q5) so as to briefly short the output terminals (OUTP, OUTM). This avoids glitching and results in faster settling times.</p> |
申请公布号 |
WO2012037133(A1) |
申请公布日期 |
2012.03.22 |
申请号 |
WO2011US51411 |
申请日期 |
2011.09.13 |
申请人 |
TEXAS INSTRUMENTS INCORPORATED;TEXAS INSTRUMENTS JAPAN LIMITED;PAYNE, ROBERT, F. |
发明人 |
PAYNE, ROBERT, F. |
分类号 |
H03F3/45;H03K17/62;H03M1/12 |
主分类号 |
H03F3/45 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|