发明名称 Generating models for integrated circuits with sensitivity-based minimum change to existing models
摘要 A method for generating model files of target devices of an integrated circuit includes providing the target devices; providing a device target set for the target devices, wherein the device target set comprises target values of parameters of the target devices; determining a nearest known model related to the target devices, wherein the nearest known model comprises a first model file; performing a sensitivity analysis to determine sensitive parameters in the first model file; modifying the sensitive parameters in the first model file to generate a second model file; and determining a fitness value of a circuit simulated using the second model file with values of parameters in the device target set.
申请公布号 US8122406(B2) 申请公布日期 2012.02.21
申请号 US20080259050 申请日期 2008.10.27
申请人 SHEU BING J.;TZENG JIANN-TYNG;SCOTT DAVID B.;TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. 发明人 SHEU BING J.;TZENG JIANN-TYNG;SCOTT DAVID B.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址