发明名称 DUTY CYCLE CORRECTION CIRCUITRY
摘要 Closed-loop techniques for adjusting the duty cycle of a cyclical signal, e.g., a clock signal, to approach a target value. In an exemplary embodiment, a charge pump is coupled to a charge and sample module, which drives a de-skew circuit in a negative feedback loop. The charge and sample module couples the charge pump to the integration capacitor during two of four successive phases, and also couples the integration capacitor to sampling capacitors during the other two of the four successive phases. The voltages across the sampling capacitors may be used to control the de-skew circuit, which adjusts the duty cycle of a cyclical signal to be adjusted.
申请公布号 WO2011050216(A3) 申请公布日期 2011.09.22
申请号 WO2010US53629 申请日期 2010.10.21
申请人 QUALCOMM INCORPORATED;WADHWA, SAMEER;PEDRALI-NOY, MARZIO 发明人 WADHWA, SAMEER;PEDRALI-NOY, MARZIO
分类号 H03K5/156 主分类号 H03K5/156
代理机构 代理人
主权项
地址