发明名称 CLOCK AND DATA RECOVERY CIRCUIT WITH PROPORTIONAL PATH
摘要 A clock and data recovery circuit includes a phase detector, a charge pump, a loop filter, a voltage-controlled oscillator and a frequency divider. The voltage-controlled oscillator includes a current mirror, a control circuit, a current modulation module and a current-controlled oscillator. The current mirror has a current-controlling path and a current-outputting path. The current-controlling path and the current-outputting path are in a proportional relationship. The control circuit is used for adjusting the current flowing through the current-controlling path according to the control voltage. The current modulation module is used for generating a differential current according to the judging signal. The current-controlled oscillator is used for adjusting the phase of the second output clock signal according to the sum of the differential current and the current flowing through the current-outputting path.
申请公布号 US2011156777(A1) 申请公布日期 2011.06.30
申请号 US20100859957 申请日期 2010.08.20
申请人 FARADAY TECHNOLOGY CORPORATION 发明人 WEI CHENG-TA;YU MING-SHIH
分类号 H03L7/06 主分类号 H03L7/06
代理机构 代理人
主权项
地址
您可能感兴趣的专利