发明名称 VITERBI DECODER
摘要 PROBLEM TO BE SOLVED: To speed up trace back processing in viterbi decoding. SOLUTION: In the viterbi decoding, when the trace back processing is performed based on selection path information showing a survival path calculated by an ACS operation, if a state at time N is established in a state A, the processing is performed by reading the selection path information of states of 2<SP>k</SP>pieces at time (N-k) which can transit to the state A at the time N from among the states at the time (N-k) that is k time before the time N from a path memory, memory access is performed at an earlier stage to conceal memory access latency in comparison with conventional trace back processing, and the trace back processing is executed at high speed. COPYRIGHT: (C)2011,JPO&INPIT
申请公布号 JP2011124848(A) 申请公布日期 2011.06.23
申请号 JP20090281612 申请日期 2009.12.11
申请人 FUJITSU LTD 发明人 TOSHI MASAHIKO
分类号 H03M13/41 主分类号 H03M13/41
代理机构 代理人
主权项
地址