发明名称 Method, apparatus and program for designing circuits
摘要 A circuit designing method for a semiconductor integrated circuit, the circuit having a clock control circuit and leaves to which clock signals are propagated through the clock control circuit, has detecting a clock signal producing point where a clock signal is to be produced and an operational mode setting point where an operational mode setting signal for setting an operational mode is to be imparted, using a netlist and a cell library, setting a clock signal and a name of the clock signal at the clock signal producing point, setting an operational mode setting signal suitable for a desired operational mode at the operational mode setting point, propagating the clock signal and the operational mode setting signal, and extracting signals being propagated to the leaves.
申请公布号 US7962875(B2) 申请公布日期 2011.06.14
申请号 US20080255363 申请日期 2008.10.21
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 HOMMA YUYA
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址