摘要 |
A system, apparatus and method for continuous synchronization of multiple ADC circuits is described. The ADC circuits can be arranged in a master-slave configuration within the system so that the converter clock is subdivided into slower speeds for the data output clock or for the control of de-multiplexing the outputs onto a wider bus, while maintaining ADC-to-ADC synchronization resilient to perturbations from noise and other upset sources. The configuration of the ADCs in the master-slave configuration can be varied according to overall system requirements in any one of a sequential configuration, a parallel configuration or a tree type of configuration, as well as others. Digital and/or analog timing adjustments can be made to each of the ADC circuits. The master clocking signals can be generated by a master clock generator circuit, which is either internally implemented in an ADC circuit, or externally implemented as a separate master clock generator circuit.
|
申请人 |
NATIONAL SEMICONDUCTOR COROPRATION;TAFT, ROBERT CALLAGHAN;WERKER, HEINZ;FRANCESE, PIER;BARKIN, DAVID BRIAN |
发明人 |
TAFT, ROBERT CALLAGHAN;WERKER, HEINZ;FRANCESE, PIER;BARKIN, DAVID BRIAN |