发明名称 Package module for a memory IC chip
摘要 The present invention relates to a package module for a memory IC chip, in which first solder pads provided on an upper surface of the memory IC chip is electrically connected to lower contact pads provided on the periphery of the ground pad, lower contact pads is soldered upward with lead frames and upper contact pads, and lastly a molding layer is used for packaging and enclosing the above elements, while only exposing the lower contact pads and the upper contact pads. Therefore, it will facilitate that each of upper contact pads of a lower layer is correspondingly soldered to one of lower contact pads of an upper layer as the upper layer and the lower layer are stacked together. Thus, it is capable of obtain high acceptable production yield, while accomplishing the object of expanding the memory capacity in total when stacking the layers of the package structure.
申请公布号 US2010149758(A1) 申请公布日期 2010.06.17
申请号 US20090385637 申请日期 2009.04.15
申请人 KUN YUAN TECHNOLOGY CO., LTD. 发明人 HSU CHENG-HO;LIU KUEI-HUA
分类号 H05K1/11 主分类号 H05K1/11
代理机构 代理人
主权项
地址