摘要 |
To provide a PMOS transistor that is arranged within an N-well formed in a P-type semiconductor substrate and that is connected to an external terminal; and an MOS gate capacitor that is positioned adjacent to the PMOS transistor and of which one end and the other end are supplied with a power supply potential and a ground potential, respectively. An N-type diffusion layer that becomes a cathode of a PNPN parasitic thyristor configured by the PMOS transistor and the MOS gate capacitor is fixed to the power supply potential. This structure does not permit turning on of the PNPN parasitic thyristor, and thus a problem that a device is broken by a latch-up phenomenon is eliminated.
|