| 摘要 |
<p>A single-event-effect tolerant SOI-based data latch circuit which is formed on a substrate having an SOI structure and including a first inverter (4I5), a second inverter (4I4) and a clocked inverter (4I3), wherein:
said first inverter (4I5) has an output connected to an input of said second inverter(4I4);
said second inverter (4I4) has an output connected to an input of said first inverter (4I5); and
first complementary clock signals having logic values complementary to each other,
wherein at least one of said first and second inverters (4I5, 4I4) is a single-event-effect tolerant SOI-based inverter comprising a first p-channel MOS transistor (4P9; 4P7) and a first n-channel MOS transistor (4N10; 4N8), which are formed on a substrate having an SOI structure, and connected in series with respect to a source or drain line in this order in a direction from a node connected to the side of a first voltage source to a node connected to the side of a second voltage source, each of said first p-channel MOS transistor (4P9; 4P7) and said first n-channel MOS transistor (4N10; 4N8) being combined with a second MOS transistor (4P8; 4P10; 4N7; 4N9)
having a channel of a same conductive type as that thereof and a gate interconnected to a gate thereof, in such a manner that they are connected in series with respect to the source or drain line, and respective nodes between said first and second p-channel MOS transistors and between said first and second n-channel MOS transistors are connected together, so as to formed a double structure, and
at least one of said first and second inverters (4I5; 4I4) is a clocked inverter subject to on-off control based on second complementary clock signals opposite in phase relative to said first complementary clock signals.
</p> |
