发明名称 Vertical-channel junction field-effect transistors having buried gates and methods of making
摘要 Semiconductor devices and methods of making the devices are described. The devices can be implemented in SiC and can include epitaxially grown n-type drift and p-type trenched gate regions, and an n-type epitaxially regrown channel region on top of the trenched p-gate regions. A source region can be epitaxially regrown on top of the channel region or selectively implanted into the channel region. Ohmic contacts to the source, gate and drain regions can then be formed. The devices can include edge termination structures such as guard rings, junction termination extensions (JTE), or other suitable p-n blocking structures. The devices can be fabricated with different threshold voltages, and can be implemented for both depletion and enhanced modes of operation for the same channel doping. The devices can be used as discrete power transistors and in digital, analog, and monolithic microwave integrated circuits.
申请公布号 US7638379(B2) 申请公布日期 2009.12.29
申请号 US20070935442 申请日期 2007.11.06
申请人 SEMISOUTH LABORATORIES, INC.;MISSISSIPPI STATE UNIVERSITY 发明人 CHENG LIN;MAZZOLA MICHAEL S.
分类号 H01L21/337 主分类号 H01L21/337
代理机构 代理人
主权项
地址