发明名称 DELAY CIRCUIT
摘要 PROBLEM TO BE SOLVED: To provide a delay circuit for synchronizing phases of an input signal and an output signal independently of a power supply voltage. SOLUTION: The delay circuit is provided with a capacitor 18 in which a power supply voltage is applied to one end only when the input signal A is high, a constant current circuit 17 connected to one end of the capacitor 18 only when the input signal A is changed to low, and to gradually reduce the voltage of the one end of the capacitor 18 from a power supply voltage, and a PMOS transistor 14 which operates so as to change an output signal E to low when voltage equivalent to the voltage drop is equal to or greater than the absolute value of a threshold voltage due to the lapse of a prescribed delay time after the input signal A is changed to low. COPYRIGHT: (C)2009,JPO&INPIT
申请公布号 JP2009206760(A) 申请公布日期 2009.09.10
申请号 JP20080046377 申请日期 2008.02.27
申请人 SEIKO INSTRUMENTS INC 发明人 MIYANOIRI JUN
分类号 H03K5/13 主分类号 H03K5/13
代理机构 代理人
主权项
地址
您可能感兴趣的专利